r/chipdesign • • 19h ago

Etched DV Intern Interview Experience

Can someone who interviewed or got selected for this role or a dv role at etched please give me a basic rundown of the rounds and process they have. Was the interview in person? What do they ask in screening round and what topics are covered in the interview rounds? Any tips and feedback is greatly appreciated.

0 Upvotes

1 comment sorted by

2

u/akornato 6h ago

Etched conducts their intern interviews virtually over video calls, even though the internship itself takes place on site in San Jose. The hiring pipeline typically opens with an initial technical screening run by the hiring manager or a senior engineer, followed by two or three deeper technical rounds. In that first screen, expect a quick review of your coursework and tapeout projects followed by live coding exercises. They focus heavily on SystemVerilog and object oriented programming principles, frequently asking you to build a transaction or packet class from scratch, apply randomization constraints, and explain concepts like inheritance, polymorphism, and virtual interfaces.

Later rounds concentrate on digital fundamentals, testbench architecture, and practical verification methodology. You will likely face questions on asynchronous FIFOs, clock domain crossing, bus protocols, arbitration logic, and how to structure a UVM environment with drivers, monitors, and scoreboards. They also evaluate algorithmic problem solving in Python or C++ and ask you to sketch a comprehensive verification plan for high throughput blocks like systolic arrays or network switches. Practicing how you explain hardware tradeoffs and code logic on the spot helps you articulate your thought process clearly, which is where the interviews.chat my team developed gives candidates a strong advantage by helping them stay composed and focused under pressure.