r/chipdesign • u/WhateverGaming_ • 1d ago
Interview at Marvell
Hi all,
I have an interview at Marvell for a silicon engineering internship role. The job description seems like its mostly rtl design and verification.
Anyone know what the interview questions might look like? Thanks
1
1
u/akornato 1d ago
Expect Marvell to lean heavily on core digital design fundamentals and practical Verilog questions. Interviewers frequently ask about setup and hold timing, calculating maximum clock frequency, fixing timing violations, and clock domain crossing fundamentals like two flop synchronizers and asynchronous FIFOs. You should be ready to write code on the spot for a finite state machine, like an overlapping sequence detector, and clearly explain why you chose nonblocking assignments or how to prevent unintended latches in combinational logic. They will also drill down into the hardware projects listed on your resume, questioning your microarchitecture choices, pipeline stages, and how you handled control logic.
On the verification side, expect questions centered on SystemVerilog concepts, testbench architecture, and debugging scenarios. They often test your grasp of constrained random testing, functional coverage, assertions, and object oriented programming concepts like inheritance and polymorphism. They like to present broken RTL or a failing simulation waveform, asking you to identify corner cases or track down the bug step by step. Being able to articulate your debugging logic out loud under pressure makes a huge difference, and the interviews.chat my team built helps job candidates stay composed and structure their answers effectively during tough technical rounds.
0
3
u/serdeshep 1d ago
Don’t know exactly for Marvell but for any digital design interview for juniors here are some topics you should review.
Some basic coding in C or pseudo code (depending on what you have on your resume)
Be able to design a state machine. (Know the difference between mealy and Moore).
Setup hold time. What it is, how do you fix it.
Maybe clock domain crossing fundamentals.